



Betriebseinheit für technisch-wissenschaftliche Infrastruktur

Introduction to High-Performance Computing

Session 07 Performance Optimization

Performance Modelling

the following slides are based on

https://moodle.rrze.uni-erlangen.de/course/view.php?id=311

- 2-day course during MCS Summer School 2014 given by Georg Hager (you may want to look at the more recent course NLPE-GWDG, too)
- Book: G. Hager and G. Wellein: Introduction to High Performance Computing for Scientists and Engineers,

CRC Computational Science Series, 2010. ISBN 978-1439811924 http://www.hpc.rrze.uni-erlangen.de/HPC4SE/



Computer Software and Hardware

User's view







Modern Computer Architecture



- today: dual-socket node
 - multiple cores per socket/CPU
 - ccNUMA architecture
 - socket interconnect





Detailed View Compute Core



Not shown: most of the control unit, e.g. instruction fetch/decode, branch prediction,...

Execution Units Broadwell

• two EUs for FP instructions



 each EU can execute one FP instruction at a time

execution units (shown only for FP)



Example: Divide Throughput

• in the Pi.cpp code the function f(x) has one division

```
// define f so that integral of f from 0 to 1 is Pi
double f(const double x) {
  return (4.0/(1.0+x*x));
}
```

- division is the dominant operation (other instructions can be hidden)
- for *n* evaluations of *f* we get $t = n \cdot \frac{c}{v}$
- Broadwell CPUs need c = 5 cycles/division (throughput) and assuming turbo mode (clock speed v = 2.5GHz) we would expect t = 0.2s for $n = 10^8$



Execution of Instructions

• programmer's view:

- for (int i=0; i<N; i++)
 A[i] = A[i] + B[i];</pre>
 - user work:N Flops (ADDs)

hardware's view:

```
load r1 = A(i)
load r2 = B(i)
add r1 = r1 + r2
store A(i) = r1
inc i
branch top if i<N</pre>
```

programm performs computation, FLOP is the basic work done processor executes instructions, instructions is the basic work done



Basic Compute Resources

- instruction execution
 - primary resource for computations, hardware is designed to increase instruction throughput as much as possible
 - difficult for general purpose computing, what is a typical workload?
- data movement
 - consequence of instruction execution
 - in the example two loads and one store (24 bytes for double precision)

What is the bottleneck of an application?



Carl von Ossietzky Universität Oldenburg

Flop/s vs. Memory Bandwidth

- a floating-point operation (Flop) is the basic unit of work
 - theoretical peak performance Intel Xeon E5-2650 v4

 $P_{\text{peak}} = 422.5 \text{ GFlop/s}$

equivalent to

- memory bandwidth
 - maximum for Intel Xeon E5-2650 v4 is 76.8 GB/s

(https://ark.intel.com/products/91767/Intel-Xeon-Processor-E5-2650-v4-30M-Cache-2_20-GHz)

- equivalent to

35 Byte/cy

(more info: http://sites.utexas.edu/jdm4372/tag/memory-bandwidth/)



Example Bandwidth Limited Execution

consider the vector-triad

for (j=0; j<STREAM_ARRAY_SIZE; j++)
a[j] = b[j]+scalar*c[j];</pre>

- included in the STREAM benchmark (see https://www.cs.virginia.edu/stream/)
- 2 Flop/iteration and 24 Byte/iteration
- at 16 Flop/cy on a single core 192 Byte/cy are needed

➔ memory bandwidth is the limiting factor here





STREAM Benchmark

https://www.cs.virginia.edu/stream/

- simple tool to measure memory bandwidth
 - timing of bandwidth-limited vector operations
 - some gory details: <u>https://blogs.fau.de/hager/archives/8263</u>





STREAM Benchmark



- measured memory bandwidth for vector triad
 - with core binding and without core binding
 - shaded areas show maximum bandwith on one or two sockets
 - without binding threads are placed on both sockets
 - → higher bandwidth
 - less fluctuation with binding



STREAM Benchmark

https://www.cs.virginia.edu/stream/

- simple tool to measure memory bandwidth
 - timing of bandwidth-limited vector operations
 - some gory details: <u>https://blogs.fau.de/hager/archives/8263</u>
- some results on CARL
 - single core bandwidth is about 20 GB/s
 - maximum bandwidth measured is about 64 GB/s per socket and 128 GB/s per node (two sockets)
 - about half of the cores are needed to get (close to) maximum bandwidth



Hardware Locality

- compute nodes are increasingly complex
 - ccNUMA architectures
- the hwloc library provides some tools to

(https://www.open-mpi.org/projects/hwloc/)

- obtain information about the node topology (lstopo)
- bind processes to specific cores/sockets/...
- binding/pinning of threads
 may improve performance
 (hwloc-bind ... <command>)
- difficult to decide, e.g. is it better to use neighboring cores or different sockets?

Machine (256GB total)											
NUMANode P#0 (128GB)											
Package P#0											
L3 (30MB)											
L2 (256KB)	L2 (256KB)	L2 (256KB)	L2 (256KB)	L2 (256KB)	L2 (256KB)	L2 (256KB)	L2 (256KB)	L2 (256KB)	L2 (256KB)	L2 (256KB)	L2 (256KB)
L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)
L1i (32KB)	L1i(32KB)	L11(32KB)	L1i (32KB)	L1i (32KB)	L1i(32KB)	L1i (32KB)	L1i (32KB)	L1i (32KB)	L1i(32KB)	L1i (32KB)	L1i (32KB)
Core P#0 PU P#0	Core P#1 PU P#1	Core P#2 PU P#2	Core P#3 PU P#3	Core P#4 PU P#4	Core P#5 PU P#5	Core P#8 PU P#6	Core P#9 PU P#7	Core P#10 PU P#8	Core P#11 PU P#9	Core P#12 PU P#10	Core P#13 PU P#11
NUMANede P#1 (1280B)											
Package P#1											
L3 (30MB)											
L2 (256KB)	L2 (256KB)	L2 (256KB)	L2 (256KB)	L2 (256KB)	L2 (256KB)	L2 (256KB)	L2 (256KB)	L2 (256KB)	L2 (256KB)	L2 (256KB)	L2 (256KB)
L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d(32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)
L1i (32KB)	L1i(32KB)	L1i(32KB)	L1i (32KB)	L1i (32KB)	Lli(32KB)	L1i (32KB)	L1i (32KB)	L1i (32KB)	L1i(32KB)	L1i (32KB)	L1i (32KB)
Core P#0 PU P#12	Core P#1 PU P#13	Core P#2 PU P#14	Core P#3 PU P#15	Core P#4 PU P#16	Core P#5 PU P#17	Core P#8 PU P#18	Core P#9 PU P#19	Core P#10 PU P#20	Core P#11 PU P#21	Core P#12 PU P#22	Core P#13 PU P#23





NUMA Control

\$ numact1 --hardware

available: 2 nodes (0-1)

- data locality is important •
 - local data can be accessed faster
 - "Golden Rule" of ccNUMA: data is mapped to local memory of processor that writes first
- use **numact1** for info and control •





Carl von Ossietzky Universität Oldenburg

Example

• 3d "Stencil" update (Jacobi)

note that the order of the loops is important (and depends on the ordering of multi-dimensional arrays in memory)



Memory Access Patterns

- Caches help with getting instructions and data to the CPU "fast"
- How does data travel from memory to the CPU and back?
- Remember: Caches are organized in cache lines (e.g., 64 bytes)
- Only complete cache lines are transferred between memory hierarchy levels (except registers)
- MISS: Load or store instruction does not find the data in a cache level
 CL transfer required

Example: Array copy A(:)=C(:)





Write Allocation and Non-Temporal Stores https://blogs.fau.de/hager/archives/2103

- when a cache is available it is not clear how to best write data into main memory
 - write-through: writing directly to memory is simple but slow
 - write-back: only writes to cache, so it is faster but requires an extra read (write allocation)
- example: STREAM copy for (int i=0; i<N; i++) A[i] = C[i];
 - require one load for C[i], and another load for A[i] (write allocate), and finally a store for A[i]
 in total 24 bytes have to be transferred
- modern CPUs allow non-temporal or streaming stores
 - since C[i] is not used directly, a non-temporal store operation can be used to write it directly into memory → data transfer is reduced to 16 byte



Carl von Ossietzky Universität Oldenburg

Example

• 3d "Stencil" update (Jacobi)

element in cache from a previous iteration➢ 5 LDs and 1 ST (48 byte for doubles)



Carl von Ossietzky Universität Oldenburg

Parallel Speedup



Parallel Performance



Introduction to HPC - Session 07

How is the Hardware optimized for performance?

- speedup memory access with cache (see before)
- pipelining of arithmethic units
- instruction pipeline
- instruction level parallelism
- simultaneous multi-threading (SMT)
- SIMD processing



Pipelining

- Idea:
 - Split complex instruction into several simple / fast steps (stages)
 - Each step takes the same amount of time, e.g., a single cycle
 - Execute different steps on different instructions at the same time (in parallel)

Allows for shorter cycle times (simpler logic circuits), e.g.:

- floating point multiplication takes 5 cycles, but
- processor can work on 5 different multiplications simultaneously
- one result at each cycle after the pipeline is full

Drawback:

- Pipeline must be filled startup times (#Instructions >> pipeline steps)
- Efficient use of pipelines requires large number of independent instructions \rightarrow instruction level parallelism
- Requires complex instruction scheduling by compiler/hardware softwarepipelining / out-of-order
- Pipelining is widely used in modern computer architectures



Pipelinig – 5 stage Multiplication



First result is available after 5 cycles (=latency of pipeline)! Wind-up/-down phases: Empty pipeline stages





simultaneous multi-threading (SMT)

SMT principle (2-way example):





Carl von Ossietzky Universität Oldenburg

SIMD processing

- Single Instruction Multiple Data (SIMD) operations allow the concurrent execution of the same operation on "wide" registers
- x86 SIMD instruction sets:
 - SSE: register width = 128 Bit \rightarrow 2 double precision floating point operands
 - AVX: register width = 256 Bit \rightarrow 4 double precision floating point operands
- Adding two registers holding double precision floating point





Processor Peak Performance



Intel Xeon "Broadwell" E5-2650 v4

TOP500 rank 1 (mid-90s)

Floating Point (FP) Performance:

 $P = n_{\rm core} \cdot F \cdot S \cdot \nu$

core	number of cores	12
	FP instructions per cycle (2 FMA)	4
	FP ops / instruction (256 Bit SIMD registers in AVX2)	4
	clock speed	2.2 GHz

(affected by turbo/AVX modes)

P = 422.4 GFlop/s (dp)

But: P = 8.8 GFlop/s for serial, non-SIMD code



ν

Performance Bottleneck

- many floating point computation on little data
 → bound by the processing speed of the CPU
 - possibly increase number of cores
 - make use of SIMD processing
 - note: recent CPU may have lower clock speed for AVX
- few floating point operation per data
 → bound by memory bandwidth
 - change algorithm/parallelization to make better use of cache
 - increase compute intensity





Architecture of AMD Genoa CPUs

https://www.amd.com/system/files/documents/4th-gen-epyc-processor-architecture-white-paper.pdf

- AMD EPYC CPUs have a hybrid multi-die architecture
 - decoupling of CPU cores and I/O devices







Architecture of AMD Genoa CPUs

https://www.amd.com/system/files/documents/4th-gen-epyc-processor-architecture-white-paper.pdf

• dual-socket configuration







Architecture of AMD Genoa CPUs

https://www.amd.com/system/files/documents/4th-gen-epyc-processor-architecture-white-paper.pdf

NUMA domains and core complex (CCX)



CPU is build from up to 12CCDs (core complex on die), which can be configured into four NUMA domains



CCX with eight cores, 1MB L2 cache per core and 32MB shared L3 cache



HPC on AMD Genoa

- AMD EPYC 9554 (64C @ 3.1 GHz)
 - floating-point performance (theoretical):
 - \circ 2 FMA instructions per cycle
 - 8 FP operations per instruction (AVX-512)
 - however, when using AVX-512, 2 cycles per FMA instruction are needed
 - in total: \rightarrow 16 Flop/(core · cy)
 - or CPU total: → 3,174.4 GFlop/s theoretical peak performance
 - memory bandwidth
 - per socket: 460.8 GB/s (12 memory channels) or 148 byte/cycle



Examples

- OMP_Pi
 - how many CPU cycles are required for a DIV operation?
- STREAM
 - determine memory bandwidth
- Stencil
 - optimization vs. speedup
 - memory access pattern

measuring/getting optimal performance may require process binding

