

Introduction to High-Performance Computing

Session 06
Performance Optimization



Performance Modelling

the following slides are based on

http://moodle.rrze.uni-erlangen.de/course/view.php?id=311&username=guest&password=guest


- 2-day course during MCS Summer School 2014 given by Georg Hager
- Book: G. Hager and G. Wellein:
 Introduction to High Performance Computing for Scientists and Engineers,

CRC Computational Science Series, 2010. ISBN 978-1439811924 http://www.hpc.rrze.uni-erlangen.de/HPC4SE/




Computer Software and Hardware

User's view






Modern Computer Architecture



- today: dual-socket node
 - multiple cores per socket/CPU
 - ccNUMA architecture
 - socket interconnect



Detailed View Compute Core



each EU can execute one

FP instruction at a time

Not shown: most of the control unit, e.g. instruction fetch/decode, branch prediction,...

execution units (shown only for FP)

two EUs for FP instructions





Example: Divide Throughput

in the Pi.cpp code the function f(x) has one division

```
// define f so that integral of f from 0 to 1 is Pi
double f(const double x) {
  return (4.0/(1.0+x*x));
}
```

- division is the dominant operation (other instructions can be hidden)
- for n evaluations of f we get $t = n \cdot \frac{c}{v}$
- Broadwell CPUs need c=5 cycles/division (throughput) and assuming turbo mode (clock speed $\nu=2.5 \, \mathrm{GHz}$) we would expect $t=0.2 \, \mathrm{s}$ for $n=10^8$



Execution of Instructions

programmer's view:

user work:N Flops (ADDs)

hardware's view:

programm performs computation, FLOP is the basic work done processor executes instructions, instructions is the basic work done



Basic Compute Resources

instruction execution

- primary resource for computations, hardware is designed to increase instruction throughput as much as possible
- difficult for general purpose computing, what is a typical workload?

data movement

- consequence of instruction execution
- in the example two loads and one store (double 24 byte)

What is the bottleneck of an application?



Flop/s vs. Memory Bandwidth

- a floating-point operation (Flop) is the basic unit of work
 - theoretical peak performance Intel Xeon E5-2650 v4

$$P_{\text{peak}} = 422.5 \text{ GFlop/s}$$

equivalent to

16 Flop/(core
$$\cdot$$
 cy)

- memory bandwidth
 - maximum for Intel Xeon E5-2650 v4 is 76.8 GB/s

(https://ark.intel.com/products/91767/Intel-Xeon-Processor-E5-2650-v4-30M-Cache-2 20-GHz)

equivalent to

35 Byte/cy

(more info: http://sites.utexas.edu/jdm4372/tag/memory-bandwidth/)



Example Bandwidth Limited Execution

consider the vector-triad

```
for (j=0; j<STREAM_ARRAY_SIZE; j++)
    a[j] = b[j]+scalar*c[j];</pre>
```

- included in the STREAM benchmark (see https://www.cs.virginia.edu/stream/)
- 2 Flop/iteration and 24 Byte/iteration
- at 16 Flop/cy on a single core 192 Byte/cy are needed
- memory bandwidth is the limiting factor here




Hardware Locality

- compute nodes are increasingly complex
 - ccNUMA architectures
- the hwloc library provides some tools to

(https://www.open-mpi.org/projects/hwloc/)

- obtain information about the node topology (1stopo)
- bind processes to specific cores/sockets/...
- binding/pinning of threads
 may improve performance
 (hwloc-bind ... <command>)
- difficult to decide, e.g. is it better to use neighboring cores or different sockets?





STREAM Benchmark

https://www.cs.virginia.edu/stream/

- simple tool to measure memory bandwidth
 - timing of bandwidth-limited vector operations
- some results
 - single core bandwidth is about 20 GB/s
 - maximum bandwidth measured is about 64 GB/s per socket and 128 GB/s per node (two sockets)
 - about half of the cores are need to get (close to) maximum bandwidth



Example


• 3d "Stencil" update (Jacobi)

note that the order of the loops is important (and depends on the ordering of multi-dimensional arrays in memory)



Memory Access Patterns


- Caches help with getting instructions and data to the CPU "fast"
- How does data travel from memory to the CPU and back?
- Remember: Caches are organized in cache lines (e.g., 64 bytes)
- Only complete cache lines are transferred between memory hierarchy levels (except registers)
- MISS: Load or store instruction does not find the data in a cache level
 → CL transfer required
- Example: Array copy A(:)=C(:)





version 1, very good scaling version 2, almost no scaling


Parallel Speedup






performance of version 2 is better by factor of few

Parallel Performance







How is the Hardware optimized for performance?

- speedup memory access with cache (see before)
- pipelining of arithmethic units
- instruction pipeline
- instruction level parallelism
- simultaneous multi-threading (SMT)
- SIMD processing



Pipelining

Idea:

- Split complex instruction into several simple / fast steps (stages)
- Each step takes the same amount of time, e.g., a single cycle
- Execute different steps on different instructions at the same time (in parallel)

Allows for shorter cycle times (simpler logic circuits), e.g.:

- floating point multiplication takes 5 cycles, but
- processor can work on 5 different multiplications simultaneously
- one result at each cycle after the pipeline is full

Drawback:


- Pipeline must be filled startup times (#Instructions >> pipeline steps)
- Efficient use of pipelines requires large number of independent instructions → instruction level parallelism
- Requires complex instruction scheduling by compiler/hardware softwarepipelining / out-of-order

Pipelining is widely used in modern computer architectures

19




Pipelinig – 5 stage Multiplication



First result is available after 5 cycles (=latency of pipeline)! Wind-up/-down phases: Empty pipeline stages



simultaneous multi-threading (SMT)




21




SIMD processing

- Single Instruction Multiple Data (SIMD) operations allow the concurrent execution of the same operation on "wide" registers
- x86 SIMD instruction sets:
 - SSE: register width = 128 Bit → 2 double precision floating point operands
 - AVX: register width = 256 Bit → 4 double precision floating point operands
- Adding two registers holding double precision floating point





Processor Peak Performance



Intel Xeon "Broadwell" E5-2650 v4

Floating Point (FP) Performance:

$$P = n_{\mathrm{core}} \cdot F \cdot S \cdot \nu$$
 n_{core} number of cores 12

 F FP instructions per cycle 4
(2 FMA)

 S FP ops / instruction 4
(256 Bit SIMD registers in AVX2)

 ν clock speed 2.2 GHz
(affected by turbo/AVX modes)

TOP500 rank 1 (mid-90s)

$$P = 422.4 \text{ GFlop/s (dp)}$$

But: P = 8.8 GFlop/s for serial, non-SIMD code



Performance Bottleneck

- many floating point computation on little data
 - → bound by the processing speed of the CPU
 - possibly increase number of cores
 - make use of SIMD processing
 - note: recent CPU may have lower clock speed for AVX
- few floating point operation per data
 - → bound by memory bandwidth
 - change algorithm/parallelization to make better use of cache
 - increase compute intensity



Examples

- OMP_Pi
 - how many CPU cycles are required for a DIV operation?
- STREAM
 - determine memory bandwidth
- Stencil
 - optimization vs. speedup
 - memory access pattern

measuring/getting optimal performance may require process binding